Page Internal phase matching circuitry ensures that the voltage and current channels are matched whether the HPF in Channel off Figure 1. See Transfer Function section.
|Published (Last):||27 March 2006|
|PDF File Size:||19.39 Mb|
|ePub File Size:||11.48 Mb|
|Price:||Free* [*Free Regsitration Required]|
Page Internal phase matching circuitry ensures that the voltage and current channels are matched whether the HPF in Channel off Figure 1. See Transfer Function section. ESD electrostatic discharge sensitive device. Electrostatic charges as high as V readily accumulate on the human body and test equipment and can discharge without detection.
Although the ADE features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality V can also be sustained on these inputs without risk of permanent damage.
A logic low on this pin will hold the ADCs and digital circuitry in a reset condition. Bringing this pin logic low will clear the ADE internal registers. TPC 5. MEAN: 0. TIME Figure 2. This low frequency inherently means a long accumulation time between output pulses.
The output frequency is therefore proportional to the average real power. This average real power information can in turn be accumulated e Channel fully differen- tial voltage input. The maximum peak differential signal on Channel 2 is mV.
Figure 4 illustrates the maximum signal levels that can be connected to the ADE Channel 2. Figure 7 shows two typical connections for Channel V2.
The first option uses a PT potential transformer to provide complete isola- tion from the mains voltage. In the second option, the ADE is biased around the neutral wire and a resistor divider is used to provide a voltage signal that is proportional to the line voltage.
The fault detection is automatically disabled when the voltage signal on Channel 1 is less than 0. This will eliminate false detection of a fault due to noise at light loads This real power information is then converted to a frequency.
F1 and F2 when both analog 2. The ADE is designed to issue a minimum output frequency. Any load generating a frequency lower than this minimum frequency will not cause a pulse to be issued on F1, F Related keywords.
ADE7751 DATASHEET PDF
Ditilar This is the date Analog Devices, Inc. A fault is indicated when these currents differ by more than Theft Resistant Energy Meters. This approach provides superior stability and accuracy over extremes in environmental conditions and over time. Due to environmental concerns, ADI offers many of our products in lead-free versions. Comparable Parts Click to see all in Parametric Search.
ADE7751 Analog Devices, ADE7751 Datasheet